Abstract-A tunable -path filter with more than one decade tuning range is demonstrated to address transmit (TX) leakage in a surface-acoustic-wave-less diversity path receiver for frequencydivision duplexing cellular systems. The proposed filter simultaneously creates a reject band and passband anywhere from 0.2 to 3.6 GHz to suppress TX leakage while minimizing insertion loss of the receive signal and is implemented in 45-nm CMOS siliconon-insulator. Measurements show the 3-dB bandwidth of the passband is greater than 80 MHz with an independently tunable reject band, providing the ultimate rejection is from 33 to 41 dB while the passband insertion loss is between 2.6 dB and 4.3 dB over the tuning range. The proposed filter offers 29-dBm out-ofband (OOB) third-order input-intercept power (IIP3) and 22-dBm in-band (IB) IIP3 with a 10-dBm blocker 1-dB compression point (B1dB). To the authors' knowledge, this is the highest B1dB, IB IIP3, and OOB IIP3 for a CMOS tunable filter.
A 0.2-3.6-GHz 10-dBm B1dB 29-dBm IIP3 Tunable Filter for Transmit Leakage Suppression in SAW-Less 3G/4G FDD Receivers I. INTRODUCTION G ROWING demand for third-generation (3G)/fourth-generation (4G) multiband wireless systems emphasizes the need for tunable highly linear filtering at low cost and in a small form factor. Compared with second-generation (2G) time-division duplexing (TDD) systems, such as global system for mobile communication (GSM), 3G/4G frequency-division duplexing (FDD) systems are more prone to interference from strong blockers associated with the transmit (TX) signal and require rejection through an off-chip surface acoustic wave (SAW) filter. In a long-term evolution (LTE) receiver, TX leakage introduces an out-of-band (OOB) blocker at a frequency offset of 100 MHz through two signal paths, as illustrated in Fig. 1 . In the primary receiver, the frequency duplexer provides around 55 dB of isolation, which reduces the 27-dBm signal to 28 dBm at the primary receiver. Recent work has demonstrated tunable duplexers that provide high isolation between the TX and receive (RX) signal paths [1] . The diversity antenna and receiver pose a different problem compared to the primary receiver. Under worst case conditions, the mobile device allows only 15 dB of isolation between the primary and diversity antennas [2] . When a SAW filter is inserted to suppress the TX OOB blocker by 45 dB, the OOB blocker power is reduced to 36 dBm, which significantly relaxes the third-order input-intercept power (IIP3) requirement for the low-noise amplifier (LNA). Without the SAW filter, the OOB blocker power is 9 dBm, which is a 9-dB higher requirement than for GSM, and imposes higher IIP3 requirements. The power level of the blocker that results in 1-dB compression of the receiver is referred to as B1dB.
Multiband radios demand a reconfigurable filter response to handle TX leakage. SAW filters and off-chip filters generally limit tunability to a narrow range [3] , [4] . Prior work on passive filtering has explored a variety of circuit and packaging solutions. An on-chip passive LC filter using bond-wire inductors achieves a high factor, but suffers from bond wire variations and is not tunable [5] . The low of on-chip inductors has been compensated through -enhancement negative impedance of an LC resonator [6] , [7] . However, negative impedance circuits suffer from limited linearity and poor noise performance. Active feedforward filtering cancels the TX signal by downconverting the signal, filtering the desired signal, and then upconverting the remaining signal [8] [9] [10] [11] . However, these techniques rely on precise amplitude and phase matching, which is sensitive to process, voltage, and temperature (PVT) variations.
In this paper, a combination of bandpass and band-reject -path filters is proposed to address TX blocker rejection using a 45-nm CMOS silicon-on-insulator (SOI) process. In Section II, the IIP3 requirements are summarized for cross-modulation distortion resulting from TX leakage. In Section III, the use of inductorless CMOS-based -path filters are introduced based on passive mixing with wide tuning range and high linearity [12] [13] [14] [15] [16] and the advantages and disadvantages of these schemes are discussed. These filters provide high by frequency shifting the impedance seen at baseband through the mixers. Based on the TX leakage, we demonstrate in Section III that a shunt -path filter alone is incapable of significantly suppressing the TX leakage. Furthermore, prior work has not demonstrated the blocker handling as strong as 9 dBm and the linearity to satisfy 3G/4G diversity receivers.
In Section IV, the combination eight-path bandpass filter (BPF) and band reject filter (BRF) is presented and demonstrated to allow independent tuning to attenuate the TX leakage while minimizing insertion loss of the RX signal as illustrated in Fig. 2 . To the authors' knowledge, this is the first combination BPF and BRF proposed for 3G/4G specifications. An analysis of the combined BPF/BRF is discussed using an model to indicate the design tradeoffs. Additionally, this work demonstrates several unique design techniques for operation under high blocker levels and linearity. The first technique is the appropriate arrangement of the BPF and BRF filters. The second technique is the use of CMOS SOI thick-oxide transistors to allow higher gate voltage swings on the switch transistors in the -path filter with lower parasitic capacitance. The third technique is to dynamically adjust the LO clock swing to handle the required power level at the expense of power consumption. Sections V and VI discuss the circuit implementation and measurements for a 45-nm CMOS SOI prototype.
II. TX LEAKAGE SPECIFICATION AND WIDELY TUNABLE FILTERING
Multiband operation requires that wideband signals with bandwidth as high as 20 MHz for peak data rates. TX leakage is a dominant constraint for a co-located transmitter and receiver. To implement a multiband system, several SAW-filters might be required with switches to select the band of interest and insertion loss of SAW-filters and switches results 2-3-dB noise performance degradation. In the absence of a SAW filter, a 9-dBm TX blocker must be tolerated in a 3G/4G FDD systems. The linearity requirements are determined by in-band (IB) distortion created by cross modulation between the TX leakage and a close-in continuous wave (CW) blocker, as shown in Fig. 2 . The IIP3 requirement resulting from cross-modulation distortion (XMD) is (1) where and are the CW blocker and TX leakage power, respectively, while the is the power of the generated IB distortion [17] . Assuming the required receiver sensitivity is 100 dBm, and consequently, the is 100 dBm, is 43 dBm, and is 9 dBm, should be 34 dBm, an extremely difficult specification for amplifiers in current CMOS technologies, but potentially not beyond the capability of CMOS passive mixers. Consequently, a tunable filter is required to reduce the TX leakage by 30 dB before reaching the LNA without introducing high insertion loss or distortion. By the same reasoning, the filter requires IIP3 of roughly 30 dBm while allowing blocker tolerance to 9 dBm. The proposed filter response includes a BPF response in the RX band and a BRF response in the TX, as shown in Fig. 2. III.
-PATH FILTERING Fig. 3 illustrates the -path BPF and BRF filters [13] , [16] . In a BPF, the filter response is achieved by transforming the baseband low-pass characteristic to an RF band through a shunt mixing element. The center frequency of the passband is determined by the LO frequency. The impedance seen along the RF line is (2) where is the on-resistance of the switch and is the capacitor impedance, respectively [18] . The maximum OOB rejection-sometimes called the ultimate rejection-of the BPF-is (3) where is the source resistance. To reach an OOB rejection of 30 dB with , the switch resistance must be less that . This requires large switch transistors, which substantially limit the tuning range and results in a narrow passband.
To increase the OOB rejection, the BRF is used to target the TX blocker. In a BRF, the filter response is realized through the -path BPF and BRF responses.
series mixing element where the stopband is controlled through the LO frequency. Generally, filter characteristics such as the bandwidth, rejection, insertion loss, and roll-off are determined by baseband load impedance. Therefore, -path filters offer tunability and -enhancement that is superior to other integrated tunable filtering techniques. By using the transistors as switches, the -path filter provides high linearity (IIP3 greater than 20 dBm) and blocker 1-dB compression point performance (B1dB greater than 0 dBm). However, further improvement in both linearity and 1-dB compression are still demanded to handle 9-dBm blockers. Moreover, the TX leakage must be attenuated as close as 100 MHz from the RX band to avoid desensitization without sacrificing the RX bandwidth. While the BRF can be tuned to TX to provide 30-dB attenuation, the linearity of the BRF is worse than the BPF. Consequently, both BPF and BRF must be used to achieve the linearity and 1-dB compression requirement with 30-dB rejection at a 100-MHz offset to avoid desensitization of the receiver in 3G/4G FDD systems.
IV. PROPOSED HIGH LINEARITY TUNABLE FILTER WITH TX LEAKAGE SUPPRESSION
The block diagram of the proposed filter is shown in Fig. 4 and consists of an eight-path bandpass (shunt) filter and an eight-path band-reject (series) filter. For an -path scheme, the harmonic aliasining is eliminated up to the th harmonic of the LO frequency [13] . The prototype filter is implemented in 45-nm CMOS SOI and uses a fully differential scheme to reduce LO leakage and the impact of even harmonic distortion. The BPF and BRF allow for independent tuning with separate clock generators. First, a divide-by-4 frequency divider is driven by an external clock. The tuning range of the filter is primarily limited by frequency dividers. To further improve tuning range, cuurent mode latches are used in the frequency divider and the input frequency range of the frequency divider is up to 14.4 GHz. The frequency dividers are followed with NAND gates to convert the eight 50% duty cycle phases into 12.5% duty cycle clocks. The clock is buffered and ac coupled to -path switches. Separate voltage supplies of clock buffers allow higher voltage swing for larger B1dB. 
A. Model and the ILURR
An model is used to understand the small-signal response of the filter and the relationship between the circuit elements and the achievable insertion loss and rejection. The insertion loss-to-ultimate rejection ratio (ILURR) is defined as the difference between the minimum insertion loss of the passband and maximum rejection of the reject band (in decibel scale). This ratio can be calculated from a small-signal model of the proposed filter. Both the BPF and BRF are modeled as parallel tank circuits [13] , [19] . Here, the simplified model of the proposed filter is shown in Fig. 5 and is valid if the difference between center frequencies of the BRF, , and BPF, , are much larger than the RC time constants and of the BRF and BPF, respectively, e.g.,
. The switch resistances in the BRF and BPF are represented with and , respectively. When the frequency is close to or , the tanks are, respectively, approximated with a shunt resistance from (4) in the case of the BRF [19] and with a series resistance from (7) in the case of the BPF [13] , where is path number and is clock duty cycle which is . The and are shown in (5) and (8) where and are baseband capacitors in BRF and BPF, respectively. Also, and are the equivalent inductances for each filter in (6) and (9) and are determined from the effective resonant frequency and capacitance seen at the RF frequency,
When the frequency is close to , the transfer function from the input to the output voltage is derived from Fig. 6(a) and shown in the Appendix (12) . Since , (12) is simplified to (13) . The first term of (13) is the maximum attenuation of the BPF while the last term is the maximum attenuation of the BRF. The overall attenuation in the reject band is roughly the sum of the filtering contributed from the BPF and BRF. When the frequency close to , the transfer function from the input to the output voltage is found in (14) from Fig. 6(b) . Also, (14) is simplified to (15) because . Therefore, the ILURR is (10) With , , , , and , the ILURR of the proposed filter is roughly 40 dB. Fig. 7 shows the curves with the model and simulation when the passband and reject band are tuned to 1 and 1.5 GHz, respectively. When the frequency increases, reduced duty cycle results in higher and , shown in (10) and (15) . Consequently, the ILURR and insertion loss increases.
B. Thick-Oxide Transistor -Path Switches
To handle large voltage swings, all the switches used in the -path filter use thick gate-oxide devices. The switches are essentially passive in an -path filter since they do not consume dc current and hot carrier effects are negligible. Nominally, the thick-oxide transistor withstands a gate-source voltage of more than 1.3 V, but as a switch the thick-oxide device withstands more than 1.5 V across the gate to the source (or drain) because there is no constant current that generates hot carriers.
The simulated switch resistance of both thick-and thin-oxide devices with the same width to length ratio is shown in Fig. 8 . The thick-oxide device offers lower on-resistance during the on-period and lower leakage in the off state. The on-off resistance of the thick-oxide device is more than one order of magnitude larger than the thin-oxide device. The larger breakdown voltage and better switch on/off characteristics favored selecting the thick-oxide devices for the -path filter design.
One disadvantage of the thick-oxide device is the increased LO leakage through the switches. Fig. 9 shows Monte Carlo simulation of LO leakage as a function of switch width with error bars representing best and worst case leakage over 100 runs. Smaller switch size reduces LO leakage at the expense of higher insertion loss and smaller OOB rejection duo to the higher switch resistance. By comparison, simulation results indicate that the thin oxide device reduces the LO leakage by roughly 7 dB using the same width-to-length ratio for similar switch resistance. However, other factors such as coupling caused by overlap between input/output lines and the clock lines and coupling to the substrate dominate the LO leakage [13] , [19] .
C. BPF-First Architecture
While the small-signal analysis is independent of the ordering between the BPF or BRF, the ordering of the BRF and BPF poses an important design problem. While putting the BRF first might seem desirable to reject the TX leakage, the linearity of the BPF and BRF filters must be considered. As discussed in Section III, the shunt -path filter offers better linearity, but modest OOB rejection, while the series -path filter offers high rejection, but limited linearity. Intuitive analysis substantiated by simulation indicate that the BPF-first approach is preferable. For the BRF, the input impedance is large at and the TX leakage is reflected as shown in Fig. 10(a) . As the result, the signal swing is potentially higher due to the voltage standing wave ratio and causes undesirable switch operation, resulting in high loss and distortion. On the other hand, the BPF presents a small impedance to ground outside at . Consequently, the BPF-first technique shown in Fig. 10(b) where the BPF is before the BRF, the received TX leakage power is already attenuated by more than 10 dB by the small input impedance of the BPF before the TX leakage encounters the BRF. However, for the BRF-first approach, the received signal encounters a large input impedance even though the load impedance is decreased by the shunt filter. In this case, the swing of the TX leakage is potentially doubled, increasing the distortion.
A detailed schematic is shown in Fig. 11 . In the BPF, the maximum rejection is improved by reducing the parasitic resistance on the signal lines between switches and capacitors [13] . In the BRF, the parasitic resistance of signal lines should be eliminated to reduce insertion which is inherently much larger in BRF than it is in BPF. Large switch size, m/110 nm for BPF and m/110 nm for BPF, are used to reach around 13 and 25 on-resistance and to provides around 15-dB attenuation for OOB blockers, which have much lower power than TX leakage and insertion loss smaller than 4 dB. Increasing the switch size reduces the switch resistance, which improves the maximum rejection of the BPF, lower insertion loss of the BRF, and increases the linearity at the expense of higher power consumption for the clock generator and reduced tuning range.
Metal-stacked (fringe) capacitors are used rather than MOS capacitors to avoid capacitance change under large blocker conditions and also improve the IIP3. In the BPF, pF is chosen to target greater than 20-MHz bandwidth. Increasing capacitance provides larger maximum rejection, but smaller bandwidth. In the BRF, pF is chosen to have rejection always greater than 20 dB over 20-MHz bandwidth over the tuning range. Larger baseband capacitance deepens the notch and lowers insertion loss at the expense of notch bandwidth. For layout, both band reject and bandpass differential switch pairs driven by multiphase clocks are arrayed tightly to avoid phase delay between each path, which degrades filtering and signal line parasitic inductance. Fig. 12 shows the OOB IIP3 of the BPF and BRF. The OOB IIP3 is simulated with two tones located at 1900 and 1945 MHz, respectively. The IM3 tone is located at 1990 MHz. Simulations reveal that the OOB IIP3 of BPF is 20 dB higher than the BRF. Also, the BPF has better power handling by introducing less 
D. Effect of LO on the Distortion
The high voltage swing associated with a 9-dBm blocker introduces undesirable switch operation that increases signal distortion. The large voltage swing at the drain of the transistors and the switches are forced on or off independent of the LO clock. The result is charge leakage on the baseband capacitor and switch, both of which introduce distortion. The LO clock swing must be appropriate to the blocker level that is to be tolerated.
When the switch is on, the gate-source voltage, , and the gate-drain voltage, , where , , and are source voltage, drain voltage, and threshold voltage of the NMOS switch, respectively. On the other hand, the switch is forced off when the gate-source voltage,
, and the gate-drain voltage,
. For this reason, the clock signal,
, should exceed the signal by the threshold Fig. 13 . B1dB of the proposed filter with different clock swing condition relative to dc bias of the signal lines.
voltage, e.g., and . Fig. 13 shows the simulated B1dB result of the proposed filter with the reject band is tuned 100 MHz away from the passband. When simulating B1dB, a blocker was located at a 100-MHz offset with respect to the RX band to mimic the TX leakage. When the clock swing is from 1.5 to 1.5 V relative to dc bias of the signal lines, the compression of the signal power is still less than 1 dB when the blocker power reaches 14 dBm indicating the proposed filter is robust to the OOB blocker. However, the B1dB is less than 5 dBm when the clock swing only needs to be 1.5 V to 0 V relative to dc bias of the signal lines. Additionally, IIP3 is improved with the increased clock swing. As mentioned before, charge leakage from the baseband capacitor introduce distortion, which degrades linearity. However, higher clock swing suppresses TX leakage due to incomplete switching. As a result, charge leakage from the baseband capacitor is reduced and linearity is improved. Fig. 14 shows the simulated OOB IIP3 result of the BPF. The OOB IIP3 is simulated with two tones located at 1900 and 1945 MHz, respectively. The IM3 tone is located at 1990 MHz. Simulations indicate the OOB IIP3 of BPF is improved by 10 dB to around 42 dBm with increased clock swing. A significant disadvantage of large clock swing is the power dissipation. Therefore, in the absence of significant TX leakage, reducing the clock swing will save power at the expense of lower IIP3.
V. MEASUREMENT RESULT
The prototype circuit is shown in the chip microphotograph in Fig. 15 . The total chip area is 1.1 1.1 mm , while the active area is 0.21 mm .
The power consumption is summarized in Table I at different frequencies when the passband is tuned from 0.2 to 3.6 GHz and the reject band is offset by 100 MHz. With a 9-dBm TX leakage, the clock swing is increased to 3 Vpp and the power consumption is 108.5 to 304 mW over the tuning range. Otherwise, the clock swing is reduced to 1.5 V and the power consumption is 39 to 109 mW over the tuning range. As shown in the table, the power is mainly consumed by the buffers, which drive large switches with nonoverlap 12.5% duty cycle clock. 
A. -Parameters
The measured and are plotted in Fig. 16 when the passband and reject band is tuned to 1 GHz and 900 MHz, respectively. The maximum rejection, which is tuned to attenuate the TX leakage, is larger than 30 dB, while the insertion loss is around 3 dB. This insertion loss is acceptable in the context of replacing a bank of SAW filters and associated switches. The filter provides around 15-dB attenuation for OOB blockers, which have much lower power than TX leakage. The tuning range is shown in Fig. 17 with the reject band held to a constant 100-MHz offset from the passband and covers more than 0.2-3.6 GHz. The 3-dB bandwidth of passband is greater than 80 MHz. At a 100-MHz offset, the reject band has rejection greater than 20 dB over a bandwidth of 20 MHz.
The ILURR is plotted as a function of the tuning range in Fig. 18 for a fixed 100-MHz offset between the passband and reject band. When the center frequency of the BPF increases from 0.2 to 3.6 GHz, the insertion loss increases from 2.6 to 4.3 dB due to the parasitic capacitance and the reduction of the clock duty cycle. When switching frequency increases, the rise and fall time of the LO clocks are a significant portion of the pulse width and cause duty cycle reduction. As the result, the effective switch on-resistance increases and the insertion loss increases as well. Also, the simulation result shows that more than 66% of the insertion loss is contributed by the series switches of the BRF. Over the tuning range, the maximum rejection increases from 33 to 41 dB. 19 demonstrates independent tuning between the passband and reject band by changing the offset between the clock frequencies. The 3-dB bandwidth increases slightly from 80 MHz while the frequency offset between the passband and reject band increases. In Fig. 20 , the passband gain decreases by around 0.7 dB when the frequency offset increases from 100 to 500 MHz. Also, the reject band could be tuned basically to anywhere within the tuning range, in both the left or right side of the passband.
B. B1dB and IIP3
Fig . 21 shows the simulated and measured B1dB with a blocker offset by 100 MHz. As mentioned before, the large TX leakage induces unwanted switch conduction, which causes compression of the desired signal. With appropriate clock swing, the switch is turned on and off based on the LO clock and unwanted conduction is suppressed. From Fig. 21 , the measured B1dB is higher than 10 dBm while the simulated B1dB is 15 dBm. We were unable to measure the blocker power beyond 10 dBm because of the limited output power of the signal generator. 
C. Noise Figure
Signal-to-noise ratio (SNR) requirements for LTE are set by 3GPP standards. For example, the SNR requirement, , for LTE with a 10-MHz channel is 1 dB [the coding rate is 1/3 and the modulation format is quadrature phase-shift keying (QPSK)] at a sensitivity, , of 97 dBm (or a power spectral density of 167 dBm/Hz). Using (11), the receiver NF requirement referred to the antenna is 8 dB, dBm/Hz (11) The measured noise figure (NF) is shown in Fig. 23 and compared with the measured insertion loss. When the passband center frequency increases, the NF increases from 2.8 to 4.5 dB while the insertion loss increases from 2.6 to 4.3 dB. The typical insertion loss of the SAW filter is around 3 dB or more. Since the NF tracks the insertion loss, we deduce that the switch resistance dominates the NF and could be improved by reducing the effective switch resistance and parasitic capacitors.
The blocker noise figure (BNF) is measured in the presence of a TX signal located at 100-MHz offset and plotted in Fig. 24 . When measuring blocker BNF, a highly selective external filter is placed at the output of the signal generator to reduce the RX band noise. The NF increases to around 9 dB with a 9-dBm TX leakage.
To verify the measured NF, the phase noise of the LO circuitry was simulated with post-layout extraction to be 161 dBc/Hz at a 100-MHz offset. In the presence of this phase noise, the blocker NF is simulated and demonstrates good agreement with the measurement in Fig. 24 . To satisfy the 3GPP sensitivity, the NF of the receiver should not increase above 8 dB under a high blocker power level. Fig. 25 shows the simulated BNF with a 9-dBm blocker as a function of phase noise at a 100-MHz offset. At 167 dBc/Hz, the BNF with 9-dBm TX leakage does not exceed 5.5 dB. That is a challenging phase noise specification, but within reach of state-of-the-art references and CMOS frequency synthesizers.
Finally, the LO leakage is measured at the RX frequency to be less than 55 dBm. In simulation, the differential architecture reduce the LO leakage to 100 dBm. The main factors of higher measured LO leakage are coupling caused primarily by layoutrelated issues such as overlap between input/output lines and the clock lines and/or substrate [13] , [19] .
D. Comparison With Prior Work
A summary of the filter performance and comparison is shown in Table II . In [20] , a large attenuator was applied before -path BPFs, resulting in high linearity at the expense of noise performance. Cascading -path BPFs, such as [21] , provides reasonable OOB IIP3, but reduces IB IIP3 and bandwidth. Also, the tuning range in all prior work is not wide enough to cover all LTE bands. Compared with previously published integrated tunable filtering techniques, this work is the most promising for addressing the TX leakage with 9-dBm maximum power at an offset of 100 MHz in multiband systems to support 3G/4G SAW-less FDD cellular systems, such as advanced LTE, by providing the highest power-handling capability, good linearity (also the highest IB IIP3), the widest tuning range, and more than 20-MHz passband bandwidth.
VI. CONCLUSION
Widely tunable highly linear integrated filters are desired to replace with SAW filters. The proposed -path filter is demonstrated in 45-nm CMOS SOI technology and consists of a combination of tunable bandpass and band-reject filtering. A tunable filter was presented with more than a decade tuning range, high linearity, and blocker tolerance for a SAW-less diversity path receiver in FDD cellular systems. The 3-dB bandwidth of the passband is greater than 80 MHz with a 100-MHz offset reject band, which provides rejection more than 20 dB over a 20-MHz bandwidth. Over the tuning range, the ultimate rejection is from 33 to 41 dB. The measured NF increases from 2.8 to 4.5 dB over the tuning range. The measured NF in the presence of a 9-dBm blocker is 9 dB. The BNF could be reduced to 5.5 dB with a LO phase noise of 167 dBc/Hz at 100-MHz offset. The filter demonstrates more than 10-dBm B1dB, 29-dBm OOB IIP3, and 22-dBm IB IIP3, using thick-gate-oxide switches and increasing the LO clock swing. Dynamically adjusting the LO clock swing decreases power consumption when the TX leakage power is negligible.
APPENDIX
The simplified model of the proposed filter is shown in Fig. 5 . The resonant frequency of equivalent parallel tank circuits of the BRF and BPF are tuned to and , respectively. Two cases-when the frequency is close to and -are discussed and the corresponding simplified schematics of the proposed filter are shown in 6(a) and (b), respectively. When the frequency close to , from 6(a), by voltage division the transfer function from the input to the output voltage is derived in (12) and can be simplified to (13) because . When the frequency close to , the transfer function from the input to the output voltage is found in (14) from 6(b) and can be simplified to (15) because ,
